

Claims

What is claimed is:

- 1 1. A method for implementing breakpoint based performance measurement using a set of hardware counters for counting hardware events; said hardware counters being programmable for counting predefined processor events; said predefined processor events including processor cycles; said method comprising:
 - 6 inserting a start breakpoint instruction and a stop breakpoint instruction in hardware instructions;
 - 8 executing said hardware instructions and suspending processing of said hardware instructions responsive to executing said start breakpoint instruction;
 - 11 responsive to executing said start breakpoint instruction generating a processor interrupt for entering interrupt handler instructions and calling breakpoint instructions;
 - 14 said breakpoint instructions generating a start processing instruction to return processing from said interrupt handler instructions to the hardware instructions and to start said defined set of hardware counters; and
 - 17 executing the hardware instructions and suspending processing of the hardware instructions responsive to executing said end breakpoint instruction to stop said defined set of hardware counters.
- 1 2. A method for implementing breakpoint based performance measurement as recited in claim 1 wherein said predefined processor events include at least one of processor instructions executed, cache misses, a defined type of processor instruction executed, and translation lookaside buffer misses.
- 1 3. A method for implementing breakpoint based performance measurement as recited in claim 1 wherein a user specifies, via a debugger breakpoint manager including a performance measurement program and a user interface, a start bound and an end bound of a performance collection region of a user source code and said set of hardware counters.

1 4. A method for implementing breakpoint based performance
2 measurement as recited in claim 1 wherein the inserting step includes
3 inserting said start breakpoint instruction and said stop breakpoint instruction
4 at arbitrary user defined locations in said hardware instructions.

1 5. A method for implementing breakpoint based performance
2 measurement as recited in claim 1 includes the steps of enabling a user to
3 interrogate a program state and to request said start processing instruction.

1 6. Apparatus for implementing breakpoint based performance
2 measurement comprising:
3 a plurality of hardware counters for counting hardware events; said
4 hardware counters being programmable for counting predefined processor
5 events; said predefined processor events including processor cycles;
6 a source level debugger including a breakpoint manager;
7 said breakpoint manager including a performance measurement
8 program and a user interface;
9 said breakpoint manager utilizing said performance measurement
10 program and said user interface for defining a set of said hardware counters
11 for counting user specified hardware events and for inserting a start
12 breakpoint instruction and a stop breakpoint instruction in hardware
13 instructions;

14 user program means for executing said hardware instructions and
15 suspending processing of the hardware instructions responsive to executing
16 said start breakpoint instruction and generating a processor interrupt for
17 entering interrupt handler instructions and for calling said breakpoint
18 manager;

19 said breakpoint manager for generating a start processing instruction
20 to return processing from said interrupt handler instructions to the hardware
21 instructions and to start said defined set of hardware counters; and

22 said user program means for executing the hardware instructions and
23 suspending processing of the hardware instructions responsive to executing
24 said end breakpoint instruction to stop said defined set of hardware counters

1 7. Apparatus for implementing breakpoint based performance
2 measurement as recited in claim 6 wherein start breakpoint instruction
3 includes encoded information specifying said defined set of hardware
4 counters.

1 8. Apparatus for implementing breakpoint based performance
2 measurement as recited in claim 6 wherein said breakpoint manager,
3 responsive to said start breakpoint instruction, records user information
4 specifying said defined set of hardware counters.

1 9. Apparatus for implementing breakpoint based performance
2 measurement as recited in claim 6 wherein said predefined processor
3 events further include at least one of processor instructions executed, cache
4 misses, a defined type of processor instruction executed, and translation
5 lookaside buffer misses.

1 10. Apparatus for implementing breakpoint based performance
2 measurement as recited in claim 6 wherein said breakpoint manager inserts
3 said start breakpoint instruction and said stop breakpoint instruction at
4 arbitrary user defined locations in said hardware instructions.

1 11. A computer program product for implementing breakpoint
2 based performance measurement in a computer system, said computer
3 program product including instructions executed by the computer system to
4 cause the computer system to perform the steps of:
5 defining a set of hardware counters for counting hardware events;
6 said hardware counters being programmable for counting predefined
7 processor events; said predefined processor events including processor
8 cycles;
9 inserting a start breakpoint instruction and a stop breakpoint
10 instruction in hardware instructions;
11 executing said hardware instructions and suspending processing of
12 said hardware instructions responsive to executing said start breakpoint
13 instruction;
14 responsive to executing said start breakpoint instruction generating a
15 processor interrupt for entering interrupt handler instructions and calling
16 breakpoint instructions;
17 said breakpoint instructions generating a start processing instruction
18 to return processing from said interrupt handler instructions to the hardware
19 instructions and to start said defined set of hardware counters; and
20 executing the hardware instructions and suspending processing of the
21 hardware instructions responsive to executing said end breakpoint
22 instruction to stop said defined set of hardware counters.

1 12. A computer program product for implementing breakpoint
2 based performance measurement as recited in claim 11 includes the step of
3 receiving user selections for a start bound and an end bound of a
4 performance collection region of a user source code program and said set of
5 hardware counters.

1 13. A computer program product for implementing breakpoint
2 based performance measurement as recited in claim 11 wherein the
3 inserting step includes inserting said start breakpoint instruction and said
4 stop breakpoint instruction at arbitrary user defined locations in said
5 hardware instructions.

1 14. A computer program product for implementing breakpoint
2 based performance measurement as recited in claim 11 wherein said
3 predefined processor events include at least one of processor instructions
4 executed, cache misses, a defined type of processor instruction executed,
5 and translation lookaside buffer misses.